

PG142-B00

DP + DP + DP + HDMI/DP

TABLE OF CONTENTS

Page Description



1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCIe GEN4 RC TERMINATIONS
5	MEMORY: GPU_FB_AB
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY: FBB[31:0]
9	MEMORY: FBB[63:32]
10	MEMORY: GPU_FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	GPU PWR & GND 1
16	GPU PWR & GND 2
17	GPU PWR & GND 3 (XVDD)
18	GPU DECOUPLING FBVDDQ
19	GPU DECOUPLING NVVDD
20	GPU DECOUPLING NVVDD
21	IO: IFPAB NC
22	IO: IFPF DP
23	IO: IFPE DP
24	IO: IFPD DP
25	IO: IFPC HDMI/DP

Page Description


26	MISC1: ROM, XTAL, STRAPS
27	MISC2: JTAG, GPIO, ADC, I2C, FL, STEERO
28	MISC3: RGB
29	PS: 1V8
30	PS: 5V
31	PS: PEXVDD
32	PS: FBVDDQ
33	PS: FBVDDQ PH2
34	PS: NVVDD Controller
35	BLANK PAGE
36	PS: NVVDD PH4, PH6
37	PS: NVVDD PH1, PH3
38	PS: NVVDD PH2, PH5
39	PS: NVVDD PH9
40	PS: NVVDD PH7
41	PS: NVVDD PH10, PH8
42	PS: OVRS_INPUT POWER BALANCE
43	PS: RDT3_12V & 3V3_A Switcher
44	PS: INPUTS, FILTERING and MONITORING
45	PS: PEX_12V, PEX_3V3 AND A3V3_AUX
46	PS: STEERING, UPB, HOT UNPLUG
47	SEQ: 5V, 1V8, 3V3_SEQ
48	SEQ: NVVDD, PEX, FBVDDQ ENABLE
49	SEQ: MISC
50	SEQ: VOLTAGE MONITOR

Page Description


51	FAN & LED
52	PS:OVRM_PWR_SENSE
53	MECH
54	PTC



### OV Enable status LED




### Manual OV Enable




PLACE TOGETHER


### FOR NVVDD OV




### FOR FBVDDQ OV
















### FOR PEX\_DVDD OV



### VGA HOTWIRE





File	<Tab>	Rev	
Size	Document Number	<Doc>	<Revcode>
Date	Monday, July 27, 2020	Sheet	1 of 7











ASSEMBLY	ASSEMBLY DESCRIPTION
PCIE GEN4 RC	PCIE GEN4 RC TERMINATIONS

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	4 OF 24
PCB REV	76142B01	DATE	27-JUN-2017
SDR REV	A		






//syseng/Projects/GA1xx/GA1XX\_CMD-Mapping.xlsx












decap via : at least 2 grd vias and 2 power vias for each cap


















ASSEMBLY	ASSEMBLY DESCRIPTION	NV_PN	600-1G142-BASE-100
FILE LOCAL	MANUFACTURE	PCB REV	7/14/2007
		DATE	27-JUN-2007
		PAGE	7 OF 24



















ASSEMBLY	ASSEMBLY DESCRIPTION	NV_PN	600-1G142-BASE-100
FILE LOCAL	MEMORY FRAMES	PCB REV	76142B00
		DATE	27-JUN-2007
		PAGE	9 OF 24










ASSEMBLY	ASSEMBLY DESCRIPTION	NV_PN	600-1G142-BASE-100
FILE LOCAL	MEMORY (FBD) (1)	PCB REV	76142B00
		REV	A
		DATE	27-JUN-2007
		PAGE	13 OF 24














ASSEMBLY	ASSEMBLY DESCRIPTION
FILE LOCAL	600-1G142-BASE-100

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	17 OF 24
PCB REV	76142B00	DATE	27-JUN-2007
SDV REV	A		





FBVDDQ




ASSEMBLY	ASSEMBLY DESCRIPTION
TRIAL DESIGN	GPU DECOUPLING FBVDDQ

[REDACTED]		[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100				
PCB Rev	76142B00	PAGE	18 OF 24		
SDV Rev	A	DATE	27-JUN-2010		








37 x 0402 1uF




UNDER GPU






UNDER GPU

ASSEMBLY	ASSEMBLY DESCRIPTION	[REDACTED]	
PCB DETAIL	GPU DECOUPLING REVISED	[REDACTED]	
NV_P/N	600-1G142-BASE-100	DATE	21-JUN-2010
PCB REV	76142B30	PAGE	20 OF 24
SDV REV	A	DATE	21-JUN-2010



ASSEMBLY	ASSEMBLY DESCRIPTION
IFPAB-DVI-DL	IFPAB-DVI-DL

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100		
PCB REV	70142B00	PAGE	21 OF 24
REV REV	A	DATE	27-JUN-2007





ASSEMBLY	ASSEMBLY DESCRIPTION
TABLE LOCAL	DP IFPF DP

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	DATE	27-JUN-2010
PCB rev	70142B00	PAGE	22 OF 24
SDV rev	A	DATE	27-JUN-2010




- 1. DP AUX to DP connector AUX AC coupled
- 2. DP AUX to DP-DVI dongle: AUX pass through




ASSEMBLY	ASSEMBLY DESCRIPTION	NV_PN	600-1G142-BASE-100
IFPD DP		PCB REV	70142B00
		REV	A
		DATE	24 OF 24





ASSEMBLY	ASSEMBLY DESCRIPTION
TYPE: LOCAL	BY: IFPE-UP

			
NV_P/N	600-1G142-BASE-100		
PCB REV	T0142B01	PAGE	25 OF 24
SDV REV	A	DATE	27-JUN-2007



STRAP2	STRAP1	STRAP0	RAMCFG[0]	
L	L	L	0000	RAMCFG SAMSUNG 8GB 7GHz
L	L	H	0001	RAMCFG MICRON 8GB 7GHz
L	H	L	0010	RAMCFG HYUN 8GB 7GHz
H	H	L	0011	RAMCFG SAMSUNG 16GB 8GHz
TBD				

H=High Test to 1.8V  
M=Middle Test to 0.9V  
L=Low Test to 0V






ROM_SS	ROM_S	ROM_SCLK	SMARTFAND FS_OVERT	1 ENABLE 0 DISABLE
H	H	H	0111	FS_OVERT ENABLE
H	H	M	0000	FS_OVERT DISABLE

DEFAULT

STRAPS	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCI_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0

H=High Test to 1.8V  
M=Middle Test to 0.9V  
L=Low Test to 0V

1 SMB\_ALT\_ADDR ENABLE  
0 SMB\_ALT\_ADDR DISABLE  
1 DEVID\_SEL\_FSRHARD  
0 DEVID\_SEL\_ORIGINAL  
1 PCI\_CFG\_LOW POWER  
0 PCI\_CFG\_HIGH POWER  
1 VGA\_DEVICE ENABLE  
0 VGA\_DEVICE DISABLE



REVISION		
REV	DATE	DESCRIPTION



A B C D E F G H

1

2

3

4

5

1

2

3

4

5

[Redacted text]

ASSEMBLY		ASSEMBLY DESCRIPTION		[Redacted]	
PART DETAIL		MISC. RIB		[Redacted]	
NV_PN	600-1G142-BASE-100			PAGE	28 OF 24
PCB REV	70142B00			DATE	27-JUN-2007
SDW REV	A				




A B C D E F G H

BLANK PAGE

ASSEMBLY	ASSEMBLY DESCRIPTION
TRAIL DETAIL	BLANK PAGE

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	35 OF 34
PCB REV	76142B00	DATE	27-JUN-2007
SOA REV	A		



A B C D E F G H

1

2

3

4

5

1

2

3

4

5

ASSEMBLY	ASSEMBLY DESCRIPTION
PAGE DETAIL	DC-DCS INPUT POWER BL SWCH

[REDACTED]		[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100				
PCB REV	70142B00	PAGE	42 OF 54		
REV	A	DATE	27-JUN-2007		




A B C D E F G H






AND GATE LOGIC

GPI01	GPI029	SWITCH	VOUT	SWITCH	VOUT
0	0	0	12V	0	VOUT = VIN1
0	1	0	12V	1	VOUT = VIN2
1	0	0	12V		
1	1	1	3V3A		




ASSEMBLY	ASSEMBLY DESCRIPTION
PNL03.001.001	SW: RTD3 - 12V & 3V3A


[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	43 OF 54
PCB rev	76142B00	DATE	27-JUN-2007
SD rev	A		




PEX INPUT 2 - 2x4 PCIe CON 150W




RSENSE3




L2S




PEX INPUT 1 - 2x4 PCIe CON 150W



RSENSE2



L2S




RSENSE4


ASSEMBLY	ASSEMBLY DESCRIPTION
PCB DETAIL	PCB INPUTS FILTERING AND MONITORING

[REDACTED]		[REDACTED]	
NV_P/N	600-1G142-BASE-100		
PCB REV	70142B00	PAGE	44 OF 54
SDY REV	A	DATE	27-JUN-2007

PEX\_12V INPUT - 65W




PEX 3V3 INPUT - 10W



Supply for 3V3\_PROT and CVRM

3V3\_AUX



ASSEMBLY	ASSEMBLY DESCRIPTION
FILE DETAIL	PEX_INPUT_PEX_3V3_AUX_3V3_AUX

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	45 OF 24
PCB REV	76142B00	DATE	27-JUN-2007
SDV REV	A		



[REDACTED]

ASSEMBLY	ASSEMBLY DESCRIPTION
PIRE DETAIL	PIRE STEERING LINE HOT WIRE/PLUG


[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	48 OF 54
PCB REV	70142B01	DATE	27-JUN-2007
SDW REV	A		



A B C D E F G H








ASSEMBLY	ASSEMBLY DESCRIPTION
FILE: D:\A	SEQ: MISC

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	49 OF 54
PCB rev	76142B00	DATE	27-JUN-2007
SDV rev	A		





BOM Configuration



OPTIONS	PEX1V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter	Pre-Filter	Pre-Filter
NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A

Signal	Direction	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIe golden finger
12V	INPUT	Sense the 12V Voltage from PCIe golden finger
PEX_VMON_POOOD	OPEN-DRAIN	Floating(I) once both 3V3 and 12V reach Vth
GOLDEN_EN	INPUT	Indicator for RTD/GCE resistance. Use to Mask the VMON_POOOD
PEX_FT_SHP	INPUT	From 9A3321(VP3) or Pre-Filter(SHP)
PEX_FT_BSDK	INPUT	From 9A3321(VP4) or Pre-Filter(BS_OK)

ASSEMBLY	ASSEMBLY DESCRIPTION
PREL DESIGN	3V3 VOLTAGE MONITOR


[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	50 OF 54
PCB REV	76142B00	DATE	27-JUN-2007
SDV REV	A		





ASSEMBLY DESCRIPTION:  
FAN & LED

[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	31 OF 34
PCB rev	76142B01	DATE	27-JUN-2007
SDV rev	A		



MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B

ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY

ASSEMBLY	ASSEMBLY DESCRIPTION	NV_PN	600-1G142-BASE-100
PAGE 52 OF 24	PN OVRM_PWR_SENSE	PCB REV	TG142B00
		REV	A
		DATE	27-JUN-2007







ASSEMBLY	ASSEMBLY DESCRIPTION
TRAIL DETAIL	PTC


[REDACTED]		[REDACTED]	
NV_PN	600-1G142-BASE-100	PAGE	24 OF 24
PCB REV	70142B00	DATE	27-JUN-2007
SDW REV	A		
























Operation mode	Recommended Load Power
Full Power mode	Max (1.0)
Low Power mode	0.4max (0.1)
Light Sleep mode	0.1max (0.05)




IOUT與IREF走差分線



PHASE	TYPE	PHASE	TYPE
PHASE1	1.0	PHASE1	1.0
PHASE2	1.0	PHASE2	1.0
PHASE3	1.0	PHASE3	1.0
PHASE4	1.0	PHASE4	1.0






Operation mode	
Configuration	Mode 1, 2
Configuration	Mode 1, 2
Configuration	Mode 1, 2
Configuration	Mode 1, 2












<b>Title :</b>		
<b>Engineer:</b>		
Size	Project Name	Rev
C		
Date:	Sheet	of













**Title :**

**Engineer:**

<OrgName>		Project Name	Rev
Size A4			

Power





**Fan Control II**



SYSTEM_FAN_DUTY_MCU	◀◀
E_EXT_FAN_FIT_0	▶▶
E_EXT_FAN_MODE_0	▶▶
E_EXT_FAN_FIT_1	▶▶
E_EXT_FAN_MODE_1	▶▶
E_EXT_FAN_MODE_EN	▶▶
SYSFANTACH_SELECT_MCU	▶▶
SYSFAN_TACH_MCU	▶▶

**Power**






3V3_AUX_CON	FROM PCIE 3v3 aux
GPU_GPU05_I2ECLDOFF	From GPU
ICCB_SDA_R	From GPU
ICCB_SCL_R	From GPU

ITE_ICC1_SDA_R	FOR PLC only for IOT series
ITE_ICC1_SCL_R	FOR PLC only for IOT series
ITE_ICC2_SDA_R	FOR AURAB2
ITE_ICC2_SCL_R	FOR AURAB2
ARGB_ON_OFF	FOR AURAB2




MCU_RIE_EN	
MCU_GPUFAN_SEL	







1. EXT power is not connected, the led is always on  
 2. EXT power is connected  
 EXT 12V is over 10.8V, the led blink  
 EXT 12V is below 10.8V, the led blink



### Fan Control II

