


MS-V378-22
E2904
4GB GDDR5, 128b, 256Mx32
modular displays

TABLE OF CONTENTS

Page Description

1	Table of Contents
2	BLOCK DIAGRAM
3	PCI Express
4	GPU FB_AB
5	MEM: FBA[31:0]
6	MEM: FBA[63:32]
7	MEM: FBB[31:0]
8	MEM: FBB[63:32]
9	GPU PWR
10	GPU GND FBVDDQ
11	IFPAB
12	IFPEF
13	IFPCD
14	GPIO, THERMAL, MISC
15	Straps,ROM, XTAL,
16	Power Sequence Control
17	1V8_AON
18	PEXVDD
19	FBVDD CONTROLLER
20	NVVDD CONTROLLER
21	MXM Connector
22	GPIO Pin Define







Table with 4 columns: Signal Name, Resistor Value, Resistor Part Number, and Resistor Value. It lists components like PEX_RST# and PEX_CLKREQ#.

Table for PEX_DVDD capacitors: Columns include PEX_DVDD, Capacitor Value, and Quantity. Rows specify 1uF X6S, 4.7uF X6S, 10uF X6S, and 22uF X5R for N19M-Q3.















Table for PEX_HVDD capacitors: Columns include PEX_HVDD, Capacitor Value, and Quantity. Rows specify 1uF X6S, 4.7uF X6S, 10uF X6S, and 22uF X5R for N19M-Q3.

Micro-Star logo and company information: MICRO-STAR INT'L CO., LTD MS-V378. Includes a header table with 'Rev: 2.2', 'Date: Friday, November 08, 2019', and 'Sheet: 3 of 22'.

G18
@Silicon Labs, 2019
20190820

G17C
@Silicon Labs, 2019
20190820



DO 40 ohm Single-End
TOP/BOTTOM 7 m l
1.3/1.4/1.6 6.5 m l

DO 40 ohm Single-End
TOP/BOTTOM 7 m l
1.3/1.4/1.6 6.5 m l

CKD 45 ohm Single-End
TOP/BOTTOM 5.5 m l
1.3/1.4/1.6 5.5 m l

DBI / EDC 40 ohm Single-End
TOP/BOTTOM 7 m l
1.3/1.4/1.6 6.5 m l

CLK Zo = 80 ohm Differential
TOP/BOTTOM 5 / 4.5 m l
1.3/1.4/1.6 4.5 / 4 m l

WCK Zo = 80 ohm Differential
TOP/BOTTOM 5 / 4.5 m l
1.3/1.4/1.6 4.5 / 4 m l

CKD 45 ohm Single-End
TOP/BOTTOM 5.5 m l
1.3/1.4/1.6 5.5 m l

RESET


CLK Zo = 80 ohm Differential
TOP/BOTTOM 5 / 4.5 m l
1.3/1.4/1.6 4.5 / 4 m l


WCK Zo = 80 ohm Differential
TOP/BOTTOM 5 / 4.5 m l
1.3/1.4/1.6 4.5 / 4 m l
















MICRO-STAR INT'L CO., LTD
MS-V378
Rev 2.2
Date: Friday, November 08, 2019
Sheet 4 of 22

Page5: MEMORY: FBA Partition 31..0
















NVDD+NVDD5

13 x 1uF(Under GPU)
 2 x 47uF(Under GPU)
 3 x 22uF(Near GPU)
 2 x 47uF(Near GPU)
 10 x 22uF(Near GPU)

NVDD	1uF X7R	47uF X6S	10uF X6S	22uF X6S
N19M-Q3	13	4	0	13





FBVDDQ




FBVDDQ
12 x 1uF(Under GPU)
2 x 22uF(Under GPU)
6 x 22uF(Near GPU)


FBVDDQ	1uF X7R	10uF X6S	22uF X6S
N19M-Q3	12	0	8





1V8_AON	0.1uF X7R	1uF X6S	4.7uF X6S
N19M-Q3	2	1	1




1V8_AON	0.1uF X7R	1uF X6S	4.7uF X6S
N19M-Q3	2	1	1





FBVDDQ
12 x 1uF(Under GPU)
2 x 22uF(Under GPU)
6 x 22uF(Near GPU)









IFPx / AUX 90 ohm Differential
 TOP/BOTTOM 4 / 5 mil
 L3/L4/L6 4 / 6 mil





IFPx / AUX 90 ohm Differential
 TOP/BOTTOM 4 / 5 mil
 L3/L4/L6 4 / 6 mil





IFPx / AUX 90 ohm Differential
 TOP/BOTTOM 4 / 5 mil
 L3/L4/L6 4 / 6 mil







STRAP2	STRAP1	STRAP0	RAMCF[4:0]	
L	L	L	0000	SAMSUNG 256x32
L	L	H	0001	MICRON-F 256x32 8G
L	H	L	0010	HYNX-M 256x32 8G
L	H	H	0011	
H	H	L	0110	HYNX-A 128Mx32 4G
H	H	H	0111	SAMSUNG-E 128Mx32 4G
L	L	M	1000	HYNX-B 128x32 4G

ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111	DEFAULT
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	L	1	0	0	1
L	L	M	1	0	0	0
L	L	L	1	0	0	1
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	1	0
L	L	L	0	0	0	1
L	L	L	0	0	0	0




H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V



- 1:SMB_ALT_ADDR ENABLE
- 0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
- 0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
- 0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
- 0:VGA_DEVICE DISABLE

000	5.0k to GND	100	5.0k to VCC
001	10k to GND	101	10k to VCC
010	15k to GND	110	15k to VCC
011	20k to GND	111	20k to VCC
100	30k to GND	100	30k to VCC
101	35k to GND	101	35k to VCC
110	40k to GND	110	40k to VCC
111	45k to GND	111	45k to VCC







MICRO-STAR INT'L CO.,LTD
MS-V378

Rev Custom	Document Description Straps,ROM, XTAL	Rev 2.2
Date: Friday, November 08, 2019		Sheet 15 of 22

N17x POWER ON= 1V8_AON->1V8_MAIN->NVVDD->PEX_VDD->FBVDDQ->DGPU_PWRGD

N17x POWER OFF= PEX_VDD->FBVDDQ/NVVDD->1V8_MAIN->1V8_AON




GPI01_GC6FBEN: it is high for keeping FBVDDQ power on during GC6

OR GATE	M74VHC1GT32DF2G	VCC=3V (V _{IH} Min=1.4 V; LH Max=0.53V)
AND GATE	M74VHC1GT08DF2G	VCC=3V (V _{IH} Min=1.4 V; LH Max=0.53V)

Voltage = 1.8V
Current = ? A
OCF (typi) = ? A


1V8_AON



$$V_{OUT} = 0.8X(1+RT/RB) = 0.8X(1 + 7.5K/6.04K) = 1.783V$$

$$V_{OUT} = 0.6X(1+RT/RB) = 0.6X(1 + 20K/10K) = 1.803V$$


Power Sequence Control




- PIN2: MXM_PWR_EN is 3.3V INPUT
- PIN3: GPIO4_GC6_PWR_EN is 1.8V INPUT
- PIN4: FBVDDQ_ON_INPUT 3.3V INPUT
- PIN6: FBVDDQ_ON_OUTPUT 3.3V OUTPUT
- PIN7: PEX_VDD_EN_IC 3.3V OUTPUT
- PIN9: NVVDD_EN_IC 3.3V OUTPUT
- PIN12: 1V8_MAIN_EN_IC 3.3V OUTPUT
- PIN13: 1V8_AON_EN_IC 3.3V OUTPUT

POWER Down Sequence

NVVDDS/PEX_VDD/FBVDDQ -> NVVDD/NV3V3->1V8_MAIN> 1V8_AON





Voltage = 1.0V
 Current = ? A
 OCP(typ1) = ? A

$$V_{OUT} = 0.8X(1+R_{TRFB})$$

$$= 0.8 \times (1 + 7.5K/30.1K)$$

$$= 1.0V$$

$$V_{OUT} = 0.8X(1+R_{TRFB})$$


$$= 0.8 \times (1 + 6.81K/10K)$$

$$= 1.0V$$

MICRO-STAR INT'L CO.,LTD		
MS-V378		
Size Custom	Document Description PEXVDD	Rev 2.2
Date Friday, November 08, 2019	Sheet 18	of 22

Page 19: FBVDD CONTROLLER

Copy from
MS-16R3-1.0



Full-Phase CCM ==> 1.8V
PR39 Stuff
PR37 Non_Stuff


OCP A
Peak A
AVG A


Copy from
MS-16R1-1.0

UP9509P

EDP-Peak 90A
EDP-Con 47A


VBoot:0.8V
Vmin:0.5V / Vmax:1.25V





Page23: GPIO Pin Define

Pin Name	N17P	N18P	N17P Functional Description	N17P Recommended Default Pull-up or Pull-down	N18P Recommended Default Pull-up or Pull-down
GPIO0	NVVDD_PWM	NVVDD_PWM_VID	PWM Output to control NVVDD	0 to 1V8 PWM output	
GPIO1	GC6_FB_EN	GC6_FB_EN	FB Enable for GC6 2.1	0Ω, 10K pull-down	0Ω, 10K pull-down
GPIO2	GPU_EVENT#	GPU_EVENT#	GPU wake signal for GC6 2.1	10K pull-up to 1V8_AGN	10K pull-up to 1V8_AGN
GPIO3	NVVDES_PWM	UNUSED	PWM output to control the NVVDES power supply	0 to 1V8 output	
GPIO4	1V8_MAIN_EN	1V8_MAIN_EN	GPU POWER Sequencing for GC6 2.1	0Ω, 10K pull-up to 1V8_AGN	0Ω, 10K pull-up to 1V8_AGN
GPIO5	FRM_LCK#	FRM_LCK#	Active low Frame Lock	0Ω, 10K pull-up to 1V8_AGN	0Ω, 10K pull-up to 1V8_AGN
GPIO6	NVVDD_PSI	NVVDD_PSI	Phase shedding	10K pull-up to 1V8_AGN	10K pull-up to 1V8_AGN
GPIO7	LCD_BL_PWM	LCD_BL_PWM	Panel Backlight PWM Brightness Control	100K pull-down	100K pull-down
GPIO8	MEM_VDD_CTL	MEM_VDD_CTL	Memory Voltage Control	pull-up/pull-down to set the FBVDD/G power-on voltage	pull-up/pull-down to set the FBVDD/G power-on voltage
GPIO9	THERM_ALERT	THERM_ALERT	Active Low Thermal Alert	0Ω, 10K pull-up to 1V8_AGN	0Ω, 10K pull-up to 1V8_AGN
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	Memory VREF Control	100K pull-down	100K pull-down
GPIO11	LCD_VCC	LCD_VCC	Panel Power Enable	100K pull-down	100K pull-down
GPIO12	PWR_LEVEL	PWR_LEVEL	AC power detect or power supply overdraw input	100K pull-up to 1V8_AGN	10K pull-up to 1V8_AGN
GPIO13	LCD_BLEN	UNUSED	Panel Backlight Enable	100K pull-down	
GPIO14	HPD_A	HPD_A	Hot Plug Detect for IFPA		10K pull-up to 1V8_AGN
GPIO15	HPD_B	HPD_B	Hot Plug Detect for IFPB		10K pull-up to 1V8_AGN
GPIO16	SYS_FEX_RST_MON#	UNUSED	System side PCIe reset monitor	10K pull-up to 1V8_AGN	1V8_AGN
GPIO17	HPD_D	HPD_D	Hot Plug Detect for IFPD		10K pull-up to 1V8_AGN
GPIO18	HPD_E	HPD_E	Hot Plug Detect for IFPE		10K pull-up to 1V8_AGN
GPIO19	3Dvision	UNUSED	3D Vision L/R signal	100K pull-down	1V8_AGN
GPIO20	GC5_MODE	NB_GC6			10K pull-down
GPIO21	UNUSED	LCD_BLEN			100K pull-down
GPIO22	UNUSED	ADC_MUX_SEL			2.2K pull-up See Circuit
GPIO23	GPU_PEX_RST_HOLD#	RESERVED	GPU PCIe self-reset control	0Ω, 10K pull-up to a gated 3V3	100K pull-down
GPIO24	HPD_F	UNUSED	Hot Plug Detect for IFPF		
GPIO25	UNUSED	FBVDD_PSI#			
GPIO26	UNUSED	FP_FUSE			10K pull-down
GPIO27	HPD_C	HPD_C	Hot Plug Detect for IFPC		10K pull-up to 1V8_AGN

MICRO-STAR INT'L CO.,LTD			
MS-V378			
	Size	Document Description	Rev
	Custom	GPIO Pin Define	2.2
Date:	Friday, November 08, 2019	Sheet	22 of 22