

G531GW Block Diagram



Coffee Lake H Refresh Platform



001_Block Diagram
 002_System Setting
 003_CPU_DMI_PEG,eDP,DDI
 004_CPU_DDR4
 005_CPU_GND
 006_CPU_CFG,RSVD
 007_-
 008_CPU_PWR
 009_CPU_POWER_CAP
 010_TBT_Alpine-Ridge
 012_TBT_TP565982xType C
 013_TBT_PWR
 014_DIM_DDR4_SO-DIMM A(0)
 015_DIM_DDR4_SO-DIMM B(0)
 016_DIM_DDR4_SO-DIMM A(1)
 017_DIM_DDR4_SO-DIMM B(1)
 018_DIM_CADQ Voltage
 020_PCH_HDA,SMB,SEQ,RTC,JTAG
 021_PCH_PCIE,SATA,USB2,MISC
 022_PCH_CLK,LPC,USB3
 023_PCH_I2C,BDR,DPI
 024_PCH_SPI,CPW
 026_PCH_POWER,GND
 027_PCH_POWER,GND
 028_PCH_SPI ROM,OTH
 029_TEST_POINT
 030_KBC_IT2225
 031_KBC_KB & TP
 032_RST_Reset Circuit
 033_LAN_RTL8111H-CG
 034_LAN_RJ45_CON
 035_Micro&N_KEY,ITE8291
 036_AUD_IN
 037_AUD_ELV Jack
 039_AUD_INT SPK
 040_NGFF_SSD_PCIE_CON
 041_NGFF_SSD_PCIE_CON_3
 042_CR_GL3215
 043_-
 044_BUG_LPC
 045_eDP_CON & Tobii IS4_CON
 046_-
 047_Display Port
 048_HDMI
 049_FAN_THERMAL
 050_FAN_Thermal Sensor & Fan
 051_HDD
 052_USB3.0 Port
 053_NGFF_WLAM & BT & XBOX
 055_USB3.0 Port
 056_LED & Switch
 057_DSG_Discharge
 058_Power Protect
 059_EMI
 060_DC & BAT IN
 063_>>Power Button_IO_BD
 064_>>LED_IO_BD
 065_ME_W2B conn. & NUT
 066_-
 067_-
 068_-
 069_-
 070_GPU_PCIE IF
 071_GPU_POWER
 072_GPU_FRAME BUFFER
 073_VRAM-CHANNEL A
 074_VRAM-CHANNEL B
 075_VRAM-CHANNEL C
 076_VRAM-CHANNEL D
 077_VRAM_CAP

080_PW_COFFEEAKE (1)
 081_PW_COFFEEAKE (2)
 082_PW_VCCIO
 083_PW_+1.0VSUS
 084_PW_+1.8VSUS
 086_PW_+1.2V/+VTT/+2.5V
 087_PW_+3VADSW/+VSUS
 088_PW_CHARGER
 089_PW_CHARGER
 090_PW_PROTECTION
 091_PW_ANVDD (4)
 092_PW_+NVDD (2)
 093_PW_HNVDDS
 094_PW_+FBVDDQ
 096_PW_+12VS_FAN
 097_PW_PEX_VDD
 098_PW_IPC

100_Power On Timing-AC mode

101_Power On Timing-DC mode





Display




Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processor	Physical Lanes															
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
x8	x4	x4	Direct	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
x16	Off	Off	Reverse	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x8	x8	Off	Reverse	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Notes:

- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.

For example:


- When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
- When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
- When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

Refer to CFL-H PDG P.363 (Doc.571391)



31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA_SDIN[1:0], DISPA_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI need to be terminated to GND via a weak pull-down resistor (i.e. $\sim 2K\Omega$), PROC_AUDIO_SDO can be left unconnected.




CFG





CFG Straps for Processor	
ref : Intel 570805_Coffelake_EDS_Vol_1_Rev1.4_P121	
CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted	-1 : (Default) Normal Operation; No stall -0 : Stall
CFG[1] : Reserved Configuration Lane	Reserved Configuration Lane
CFG[2] : PCI Express® Static x16 Lane Numbering Reversal	-1 : (Default) Normal Operation -0 : Lane Numbers Reversed
CFG[3] : Reserved configuration lanes	Reserved Configuration Lane
CFG[4] : eDP Enable	-1 : Disabled -0 : Enabled
CFG[6:5] : PCI Express® Bifurcation	-0 : 1x8, 2x4 PCI Express® -1 : 1x8, 1x4 PCI Express® -10 : 2x8 PCI Express® -11 : 1x16 PCI Express®
CFG[7] : PEG Training	-1 : (Default) PEG Train Immediately Following RESET# de-assertion -0 : PEG Wait for BIOS for Training
CFG[19:8] : Reserved Configuration Lanes	Reserved Configuration Lanes

DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTT regulator
in C8 and deeper and S3.
Ref: Intel 570805_Coffelake_EDS_Vol_1_Rev1.5_P.116



VTT Enable




CPU SIDEBAND SIGNALS



CPU XDP







Configuration		Estimated SoC Power Delta from Config #1 to #2
Config #1 (Premium)	Config #2 (Volume)	CFL H
VccST off in S3	On in S3	+25-30mW
VccPLL_OC off in S0/C10	On in S0/C10	+3-10mW
VccPLL_OC off in S0ix	On in S0ix	+3-10mW

Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.

CPU_C10_GATE# is a signal from the Coffee Lake SoC that can be used for gating off VccSTG, VccPLL_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.



+VCCST/+VCCPLL DECAPS Place Back Side (TOP)




CEL/IU/H PDG Update for VCCPLL Power Rail Design Guidelines

Due to Design Rule Sx, issues observed on systems with high noise level on VCCPLL, CFL-H IIR#S71391 and CFL-IU IIR#S71021. Platform design guidelines has been updated with new recommendation for VCCPLL power rail.


An additional capacitor 00805 size placeholder near CPU BOA ball is recommended for better power delivery, this should be stuffed when encountered a noisy VCCPLL power rail.

This new recommendation not required for systems that follows the PDG Power Integrity guideline and kept low noise level on VCCPLL.


+VDDQ DECAPS Place Back Side (TOP)




+VCCIO DECAPS Place Back Side (TOP)




+VCCPLL_OC DECAPS Place Back Side (TOP)



+VCCSA DECAPS Place Back Side (TOP)




Main Board






Project Name		Rev
Title : CPU_PWR		1.0
Size	Dept.	Engineer:
B	ASUSTek COMPUTER	Gaming RD
Date: Tuesday, April 16, 2019	Sheet	9 of 103

+VCCORE near CPU




+VCCCORE DECAPS Place Back Side (TOP)



Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		Place as close to the BGA as possible
	12x 22uF 0603		
	21x 10uF 0402		
	24x 1uF 0201		
	24x 0201 (placeholder)		
VCCGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
	10x 10uF 0402		
	12x 1uF 0201		

+VCCGT cap near CPU 22uF x14





Project Name

G711GW

Rev

R1.0

Title : **TBT_Alpine-Ridge**

Size

C

Dept.:

ASUSTeK COMPUTER

Engineer:

Gaming RD

Date: Tuesday, April 16, 2019

Sheet

11

of

103



Project Name

G711GW

Rev

R1.3

Title : CYPRESS CCG4

Size

D

Dept.:

ASUSTeK COMPUTER

Engineer:

Gaming RD

Date: Tuesday, April 16, 2019

Sheet

12

of

103



ASUSTeK COMPUTER

Title :

DDR4_TERMINATION

Engineer:

Gaming RD

Size

Project Name

Custom

G711GW

Rev

1.0



ASUSTeK COMPUTER

Title : **DDR4_ON-BOARD_A2**

Engineer: **Gaming RD**

Size

C

Project Name



G711GW

Rev


1.0

SODIMM CHB-DIMM0


TOP H4 .0mm STD (J1601)



2015.12.21 Reserve for EMI



SODI ADDRESS FOR CHANNEL-B
WRITE ADDRESS: 0X4A
READ ADDRESS: 0X5A
SAO = 0; SAI = 1; SA2 = 0





Title :

NB_***

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size


A

Project Name



G711GW

Rev


1.0

Figure 4-23. CFL H DDR4 x16 Memory Down V_{REF-CA} Overview

Vref for CHA_DIMMO

Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview

Vref for CHB_DIMMO





Title :

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size


Project Name

C






Rev

1.0

G711GW




XTAL 24MHz









HPD0 to DP
 HPD1 to HDMI
 HPD2 to TBT
 HPD3 to VGA
 HPD4 to EDP Panel

DDP Strap Setting Update:
 0 = Port is not detected (Default)
 1 = Port is detected

[45] EDP_HPD_CPU










SPI Power


1st SPI ROM

1st: 05006-00090900 FLASH MXIC MX25L128T3FM2I-10G 128M SOP-8L
2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP-8


Main Board




System Management Interface



SMBus Interface





CPU, VGA Thermal Sensor
Power Thermal Sensor













	Project Name G711GW	Rev 1.0
Title : PCH-XDP		
Size A	Dept.: ASUSTeK COMPUTER	Engineer: Gaming RD
Date: Tuesday, April 16, 2019	Sheet	29 of 103

Only 3V Torlence
 GBD[1,2,3,4,5,6]
 GBC[3,4,5,6,7]
 GBD[0,4,6,7]
 GPE[4]
 GFP[6,7]
 GPH[7]
 GPI [0 : 7]
 GPJ[0 : 7]



Can be adjusted to Open-Drain for port:

GPA0~GPA3
 GPB0~GPB7
 GDP0~GPD7
 GPE0~GPE7
 GFP0~GPF7
 GH0~GH16
 GFJ0~GFJS




Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>

UX362FA R1.3 board will verify this circuit 7/8



<Variant Name>



Title : RST_Reset Circuit

Engineer: Gaming RD

Size

B

Project Name



G711GW

Rev



1.0


Date: Tuesday, April 16, 2019

Sheet 32 of 103






Realtek suggests 3V_LAN raise time >1ms







LAN Connector




D3401,D3402 ESD Diode
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D

N_KEY_IT8299E




IT8299E


IT8013




KB RGB Per Key LED




KB RGB co-layout




TP LED




NFC RGB LED




KB RGB 4 Zone and 1 Zone LED



Eagle Eye LED



Eagle Eye LED Conn



DVDD must lead AVDD2. Figure 4 illustrates the recommended power sequence.






Figure 4. Power sequence



USB3.0_PORT4 (Support USB Charge Circuit)

J3895 USB3.0 Connector
1st Source: P/N:12013-00018380 FOXCONN/EA1111-M48AM2-7H
2nd Source: P/N:12013-00009440 SINGATEK/ZU04090-310101P

USB Charge Circuit (For PORT 4)




USB3.0 Port 4


USB3.0 Pin define:

1 ⁽⁺⁾	VBUS ⁽⁺⁾
2 ⁽⁺⁾	D ⁽⁻⁾
3 ⁽⁺⁾	D ⁽⁺⁾
4 ⁽⁺⁾	GND ⁽⁻⁾
5 ⁽⁺⁾	RX ⁽⁻⁾
6 ⁽⁺⁾	RX ⁽⁺⁾
7 ⁽⁺⁾	GND ⁽⁺⁾
8 ⁽⁺⁾	TX ⁽⁻⁾
9 ⁽⁺⁾	TX ⁽⁺⁾

USB3.0_PORT4




USB3.0 ESD-Protection




1st : 070202076030 ESD PROTECTION AZ1045-04F
2nd : 070202153010 ESD PROTECTION IP4284CZ10-TB


D3962 ESD Diode
1st Source: P/N:70224-00200200 AMAZHNIGAZC099-546PR70
2nd Source: P/N:7024-00710000 NQ/PUS8224D



D3962 ESD Diode
1st Source: P/N:70224-00200200 AMAZHNIGAZC099-546PR70
2nd Source: P/N:7024-00710000 NQ/PUS8224D



NGFF_SSD





ASUSTeK COMPUTER

Title :

CB_****

Engineer:

Gaming RD

Size

C

Project Name

G711GW

Rev

1.0

Main Board

<Variant Name>



<Variant Name>

	Title :	HDMI_DP_Switch
ASUSTeK COMPUTER	Engineer:	Gaming RD
Site	Project Name	Rev
C	G711GW	1.0

Date: Tuesday April 16, 2019

Sheet 43 of 103

Main Board

Project Name: G711GW

Rev: 1.0

Title: CB IO COM

Size: C

Dept.: ASUSTEK COMPUTER

Engineer: Gaming RD

Date: Tuesday, April 16, 2019

Cheat:

43

of

100

 Project Name: G711GW

Rev: 1.0

Title: CB IO COM

Size: C

Dept.: ASUSTEK COMPUTER

Engineer: Gaming RD

Date: Tuesday, April 16, 2019



Cheat:

43


of

100

LPC Debug Port



N-KKEY Debug Connector



<Variant Name>



Title : DEBUG_LPC

ASUSTeK COMPUTER

Engineer: Gaming RD


Size Project Name
A

G711GW

Rev
1.0


SODIMM CHA-DIMMO

TOP H4.0mm REV (J1401)












SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

DDR4_DIMM_260P
EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCH



SDP ADDRESS FOR CHANNEL-A
NEXT ADDRESS: 0XA1
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0







Module_AUX

ANT_1

3V same with WLAN card





ANT_2

U4901 RTC7610				
ANT	Port	VC1 GPP_B0	VC2 GPP_A18	
50 Ω	RF1	1	0	
ANT_1	RF2	X	1	
ANT_2	RF3	0	0	

X: don't care
0: -0.2v~0.3v
1: 1.6v~3.6v

Module_MAIN

ANT_3



ANT_4

U4902 RTC7610				
ANT	Port	VC1 GPP_B2	VC2 GPP_A19	
50 Ω	RF1	1	0	
ANT_3	RF2	X	1	
ANT_4	RF3	0	0	

X: don't care
0: -0.2v~0.3v
1: 1.6v~3.6v

<Core Design>

Project Name
GX502GX

Title : **ANT**


Size : **C**

Dept.: **ASUSTeK COMPUTER**


Engineer: **EE**

Date: **Tuesday, April 16, 2019**


Sheet **49** of **103**



DC FAN Control 1



DC FAN Control 2




<Variant Name>




Title : FAN_Thermal Sensor & Fan
 Engineer: Gaming RD

Size	Project Name	Rev
C	G711GW	1.0

Date: Tuesday, April 16, 2019 Sheet 60 of 103



PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND



<Variant Name>



Title : XDD_HDD & ODD CON

ASUSTeK COMPUTER

Engineer: Gaming RD


Size Project Name

A




G711GW

Rev

R1.0



NGFF M.2 TYPE_E-KEY WIFI



Main Board

<Variant Name>



<Variant Name>

	Title : USB3_****
ASUSTeK COMPUTER	Engineer: Gaming RD
Size <u>Custom</u>	Project Name G711GW
Date: Tuesday, April 16, 2019	Sheet: 24 of 903



Title :

IO Con. to MB

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size




Project Name


Custom



G711GW

Rev


1.0








<Variant Name>



DC-IN Connector

DC Jack 使用請詢用River_Hsu


New 6 Phi 4 Pin DC_Jack



12033-00020300


AC Mode	ADP_INSERT_NG#	AC_IN_OC#
	0 (POP,throttling, stop charging)	0
	1	

Plug HW Throttle(in)





POP window


Battery Connector





Note: Battery Connector 正確性與BAT1_IN_OC#是否預留!













NFC Matching




BOTTOM**TOP**


PTH 8 / 3.7mm




PTH 7 / 2.5mm




PTH 8 / 3mm+ NPTH 3mm




PTH 6.5 / 5 / 3.7 mm




NPTH 3.7 mm




PTH 8 / 3 mm




PTH 8 / 4.2 mm




NPTH 1.5 / 4mm



NPTH 6 / 2.5 mm







Title :

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size

D

Project Name

G711GW

Rev

1.0



Title : I/O board FUNC key

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size

E

Project Name

Rev

1.0

G711GW



Project Name

G711GW

Rev

R1.0

Title : Thunderbolt

Size

Custom

Dept.: ASUSTeK COMPUTER

Engineer:

Gaming RD

Date: Tuesday, April 16, 2019

Sheet

68

of

103



Title :

OTH_EMI

ASUSTeK COMPUTER

Engineer:

Gaming RD

Size

C

Project Name

G711GW

Rev

1.0








Table 8-1. Power Descriptions for PCH in CNL-H

Name	Description
VCCPHVLD0_1P8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCR1H_1P8 rail in Internal 1.8V VRM Mode and left as no-connect in External 1.8V VRM Mode.
VCCPGPPA	1.8V or 3.3V for GPP_A group.
VCCPGPPB	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPGPPD	1.8V or 3.3V for GPP_D group.
VCCPGPPEF	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPGPPG_3P3	3.3V for GPP_G group.
VCCPGPPHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCMPHY_SENSE	1.05V Sense Line.
VSSMPHY_SENSE	0V (Ground) Sense Line.
VSS	Ground.






[72] FBA_DPA1_0
[72] FBA_DPA3_0

40 OHm.NET
FBA Partition 31..0
MF=1 Mirror

[72] FBA_DPA3_0
40 OHm.NET
FBA Partition 64..32
MF=0 Normal



G731GX SKU Table

Option	PCB	SKU	CPU	Power	DIMM	VRAM		
GNDNB10-MB1030	R2.0	GK301VSK_SKU1	/I7-7700HQ	/230W	8G_Nanya	VRG_Samsung		
GNDNB10-MB2000	R2.0	GK301VSK_SKU2	/i5-7300HQ	/230W	8G_Nanya	VRG_Samsung		

1. CPU: INT I7-7700HQ 2.8G/6M SR32Q BGA 01001-01380600
 CPU: INT i5-7300HQ 2.5G/6M SR32Q BGA 01001-01380500

2. dGPU: nVidia N17E-G2-A1 FCBGA2152 02004-00480500

ASUS Confidential - Not for Distribution

4. EC: ITE IT8995VG-128/DX --06037-00050800

5. onboard memory
 8G_Nanya 03012-00030400

9. Card Reader: AU6435--02G630002400 (Page42)

10. USB Charger IC: (Page65) Silego SLG55584AVTR -- 06016-00040000
 MAXIM MAX1456MAXTR+ -- 060016136011

11. USB3.0 Repeater IC: (Page67)
 Parade : PS8710B -- 06033-00200000
 Maxim : MAX14972CTG+ -- 06053-00030000




Rev	Date	Description	Rev	Date	Description	Rev	Date	Description	Rev	Date	Description
1.0	2017.03.03	P21 Remove CB									
	2017.03.04	05402, 05401 change for DNF Limitation									
	2017.03.10	1WV_MAIN_3V3_MV FOLLOW G753 Power sequence setting									
	2017.03.11	#7812 Follow GL7020 GRD Power seq									
	2017.03.14	P2E2104, PCE8104, PCE8106 update Cap for DNF Limit									
	2017.03.14	0531X Remove useless nut in P67									
	2017.03.15	05311 Connector list update									
	2017.03.15	R6716, R6706, R6724, R6723 Screw Hole update									
	2017.03.16	25602 change LID SW for Angle Simulation									
	2017.03.17	EMI Reserve Cap C5061, C5071 Cap									
	2017.03.17	#802, 14512, 14513, 14504, 14515, 14505 SWAP for Layout									
1.1	2017.03.21	P30, P39 AMP Change SML0402S555									
	2017.03.21	EMI Reserve P30 C77360 Cap and P69 Caps and Spring									
	2017.03.23	AMP Change Remove P37 MUTE CONTROL schematic									
	2017.03.23	AMP Change Reserve Q3703									
	2017.03.27	P71 #W7Q00 Discharge setting Follow G753 Power sequence setting									
	2017.03.29	P12 Remove TBT Power Low Switch for Layout									
1.2	2017.03.30	Change Cap C7105, C7101 for thermal request									
	2017.03.30	Theermal Request for R6728									
	2017.04.05	EMI Reserve Cap and Spring in P69									
	2017.04.06	Reserve C2601 for +VCCNPP_XF Ripple									
	2017.04.07	25.0MHz Cap C1126, C1130 change for Vendor Suggest									
	2017.04.07	7.0MHz Cap C7811, C7801 change for Vendor Suggest									
2.0	2017.04.11	P48 Reserve 0 ohm for SDA and SCL									
	2017.04.17	P71 Add Caps for NVVOO Ripple									
	2017.04.18	G5714 Change MOS for DNF Limitation									
	2017.04.20	P71 Add Caps for NVVOO Ripple									
	2017.04.21	P67 Screw Hole R6705 update									
	2017.04.21	P71 Add Caps for NVVOO Ripple C71119-C71122									
	2017.04.25	P71 C7122, C7123, C7127, C7135, C7143, C7144, C7156, C7164, C7166, C7186, C7187 change to 100P									
	2017.04.25	P70 C7007, C7002 change to 4.7UF									
	2017.04.25	P70 C7020, C7024 change to 220P									
	2017.05.01	Remove C6948, C6949, C6950, C6951, C6952, C6953, C6954 and remove U6913									
	2017.05.01	Remove C6912, C6913, C6914 type for EMI Solution									
	2017.05.03	remove P4501 via 36 GND for Fanuary issue									
	2017.05.05	P58 Remove VCCP_PMEG signal									
	2017.05.05	P45 Remove ADP Land and Land Signal									
	2017.08.10	P31 R3121,R3122 change to unmount									

DC-IN Mode

C:CPU (+RTCBAT) +3VA_RTC
 P:PCH (AC_BAT_SYS)+3VA/+5VA
 S:PLT Power Signal
 (+3VA_RTC) RTCRST# (PCH)
 (Power) AC_IN_OC# (EC)
 (EC) PS_ON (+3VA_EC)
 (PS_ON)+3VA_EC (EC)
 (3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
 (EC) DPWROK_EC (PCH)
 (+3VA_DSW) PM_BATLOW# (PCH)
 (PCH) FM_SLP_SUS# (EC)
 (VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
 (EC) PM_RSMRST#_PCH (PCH)
 (PCH) SUSWARN# (EC)
 (EC) ME_AC_PRESENT_PCH (PCH)
 (EC) PCH_SUSACK# (PCH)
 (PWR_Switch) PWR_SW# (EC)
 (EC) PM_PWRBTN# (PCH)
 (EC) SUSC_EC# (Power)
 (SUSC_EC#) +12V/+5V/+3V
 (EC) SUSB_EC# (Power)
 (SUSB_EC#) +12VS/+5VS/+3VS
 (VSUS_ON)+1.0V_VCCST, VCCPLL (VCCST_PWRGD)
 (+VCCIO)+VCCSTG
 (1.2V_ON)+2.5V (2.5V_PWRGD)
 (1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
 (+12VS)+VCCPLL_OC
 (SUSB_EC#)+VCCIO (VCCIO_PWRGD)
 (ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
 (DDR_VTT_CTRL)+0.6V
 (CPU) DDR_VTT_CTRL (Power)
 (Power) 1.2V_PWRGD (AND)
 (Power) IMVP8_PWRGD
 (AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
 (ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
 (EC) PM_PWROK_PCH (PCH)
 (PCH) CLK_PCH_BCLK (CPU)
 (PCH) H_CPUTWRGD (CPU)
 (ALL_SYSTEM_PWRGD) P_IMVP8_EN_10 (Power)
 (CPU) P_SVID_DATA_X2 (Power)
 (EC) PM_SYSPWROK_PCH (PCH)
 (PCH) PLT_RST# (CPU/EC/Device)
 (P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
 (CPU) H_THERMTRIP# (PCH)
 (PCH) DDR4_DRAMRST# (Memory)

+VCCGT

CFL H Power Sequence (DC mode)





AC-IN Mode

C:CPU
P: PCH
S: PLT
Power
Signal


(+RTCBAT) +3VA_RTC
(AC_BAT_SYS) +3VA/+5VA
(+3VA_RTC) RTCRST# (PCH)
(Power) AC_IN_OC# (EC)
(EC) PS_ON (+3VA_EC)
(PS_ON) +3VA_EC (EC)
(3VADSW_ON) +3VA_DSW (3VA_DSW_PWRGD)
(EC) DPWROK_EC (PCH)
(+3VA_DSW) PM_BATLOW# (PCH)
(PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC) PM_RSMRST#_PCH (PCH)
(PCH) SUSWARN# (EC)
(EC) ME_AC_PRESENT_PCH (PCH)
(EC) PCH_SUSACK# (PCH)
(PWR Switch) PWR_SW# (EC)
(EC) PM_PWRBTN# (PCH)
(EC) SUSC_EC# (Power)
(SUSC_EC#) +12V/+5V/+3V
(EC) SUSB_EC# (Power)
(SUSB_EC#) +12VS/+5VS/+3VS
(SUSB_EC#) +1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO, (+12VS)+VCCSTG
(1.2V_ON) +2.5V (2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU) DDR_VTT_CTRL(Power)
(Power) 1.2V_PWRGD (AND)
(Power) IMVP8_PWRGD
(AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU (CPU)
(EC) PM_PWROK_PCH (PCH)
(PCH) CLK_PCH_BCLK (CPU)
(PCH) H_CPUTPWRGD (CPU)

(CPU) P_SVID_DATA_X2 (Power)
(EC) PM_SYSPWROK_PCH
(PCH) PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
(CPU) H_THERMTrip# (PCH)
(PCH) DDR4_DRAMRST# (Memory)

**CFL H Power Sequence (AC mode)**



*共12顆
*請將對應電容放置對應PWR VRM輸入端



N18E

150W+

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	100G(10G212100014010)	
PR9817	12.0G(10G212127014010)	12.0G(10G212169014010)
PR9822	10.0G(10G212100014010)	
PR9814	12.0G(10G212127014010)	12.0G(10G212169014010)
PR9805	7.5G(10G212750214010)	
PR9806	48.0G(10G212487014010)	64.0G(10G212649014010)
PR9807	75.0G(10G212750214010)	
PR9808	48.0G(10G212487014010)	64.0G(10G212649014010)
PR9811	24.0G(10G212324314010)	24.0G(10G212243314010)
PR9812	10.0G(10G212100214010)	
PR9834	90.9KΩ(10G212909214010)	

115W ~ 130W

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	200G(10G21220014010)	
PR9817	4.0G(10G212143014010)	9.0G(10G212191014010)
PR9822	10.0G(10G212100014010)	
PR9814	4.0G(10G212143014010)	9.0G(10G212191014010)

100W ~ 110W

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9817	4.0G(10G212165014010)	9.0G(10G212227014010)
PR9822		
PR9814	4.0G(10G212165014010)	9.0G(10G212227014010)

75W ~ 90W

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9817	4.0G(10G212143014010)	9.0G(10G212227014010)
PR9822	2.0G(10G212220014010)	
PR9814	4.0G(10G212143014010)	9.0G(10G212227014010)

75W-

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9817	4.0G(10G212357014010)	9.0G(10G212475014010)
PR9822		
PR9814	4.0G(10G212357014010)	9.0G(10G212475014010)

N18P

75W-

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	100G(10G212100014010)	
PR9817	35.0G(10G212357014010)	47.0G(10G212475014010)
PR9822	10.0G(10G212100014010)	
PR9814	35.0G(10G212357014010)	47.0G(10G212475014010)
PR9805	7.5G(10G212750214010)	
PR9806	48.0G(10G212487014010)	64.0G(10G212649014010)
PR9807	7.5G(10G212750214010)	
PR9808	48.0G(10G212487014010)	64.0G(10G212649014010)
PR9811	24.0G(10G212324314010)	24.0G(10G212243314010)
PR9812	10.0G(10G212100214010)	
PR9834	90.9KΩ(10G212909214010)	

150W+

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	200G(10G21220014010)	
PR9817	4.0G(10G21217014010)	
PR9822	20.0G(10G21220014010)	
PR9814	4.0G(10G21217014010)	

115W ~ 130W

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	-200G(10G21220014010)	
PR9817	4.0G(10G212143014010)	
PR9822	20.0G(10G21220014010)	
PR9814	4.0G(10G212143014010)	

75W ~ 90W

	UF9026PQKI (UPI)	NCP45491 (ON)
PR9801	200G(10G21220014010)	
PR9817	4.0G(10G212143014010)	
PR9822	20.0G(10G21220014010)	
PR9814	4.0G(10G212143014010)	



Project Name

GX531GM

Rev
R1.0

Title : Type C LDO 3V3

Size

Custom

Dept.:

ASUSTeK COMPUTER INC.

Engineer:

Joe

Date: Tuesday, April 16, 2019

Sheet

97

of

103



Project Name

GX531GM

Rev
R1.0

Title : PW_PEX_VDD/+1.8V_GPU

Size

Custom

Dept.:

NB Power Team

Engineer:

Joe


Date: Tuesday, April 16, 2019

Sheet

95

of

117





Project Name

GX531GM

Rev
R1.0

Title : PW_PEX_VDD/+1.8V_GPU

Size

Custom

Dept.:

NB Power Team

Engineer:

Joe


Date: Tuesday, April 16, 2019





Sheet


93

of



117







+NVDD [For DGPU]



Address Selection Table							
Address	0x0	0x1	0x2	0x3	0x4	0x5	0x6
Function	None						
	None						
	None						
	None						
	None						
	None						


Register Address							
Address	0x0	0x1	0x2	0x3	0x4	0x5	0x6
Function	None						
	None						
	None						
	None						
	None						
	None						
	None						

PROTECTION


Cost-down不開




Cost-down不開



Cost-down不開



Cost-down不開



Cost-down不開





Table 2. TRUTH TABLE



S	OE	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D


單獨下地

Cost-down不開

Cost-down不開


Cost-down不開






Adaptor select
total power = 90% ADP



Adaptor select	
	Series
PR8921	10m 5m
PR8936	0.4V 30W 120W
31.6K	0.8V 40W 150W
56K	1.2V 45W 180W
90.1K	1.6V 65W 230W
150K	2.0V 75W 280W
270K	2.4V 90W 330W
560K	2.8V 120W 400W



Load Switch

Main Board







Project Name

GM531GX

Rev

R1.0

Title : Thunderbolt

Size

Custom

Dept.: ASUS Power Team

Engineer: Joe


Date: Tuesday, April 16, 2019


Sheet

85

of

103





PT830* 請放置 PU8301旁;並請放置Trace 上!

P_1.05VSUS_HG_30 1 PT8301 @ TPC20T

P_1.05VSUS_LX_30 1 PT8302 @ TPC20T

P_1.05VSUS_LG_30 1 PT8303 @ TPC20T



Project Name

GM531GM

Rev

R1.0

Title : PW_+VCCIO

Size

A3

Dept.:

NB Power team

Engineer:

Joe

Date: Tuesday, April 16, 2019


Sheet

82




of

103

Coffee lake IMPV8 Power [For CPU]



20180716a
 Ian: change PD controller to ITE8851
 20180702
 Ian: modify component location




6.3 I_{2C} Slave ID Decode


IT8851 provides one I_{2C} slave interface, I_{2C}0, for communication and four different slave ID decodes for I_{2C}0 slave.

Table 6-1. I_{2C}0 Slave ID Decode


AD1	AD0	Slave ID
0	0	7'h40
0	1	7'h42
1	0	7'h50
1	1	7'h52

Coffee lake IMVP8 Power [For CPU]







HDMI PWR_+5VS_HDMI




DP (Type-C)




EDP (4Lane Panel)



HDMI & DP







40 OHm_NET
FBD Partition 31..0
MF=1 Mirror

[72] FBD_32H1_R [72]
[72] FBD_34H2_R [72]


40 CHm_NET
FBDPartition 64 .. 32
MF=0 Normal

[72] FBD_36H3_R [72]
[72] FBD_38H4_R [72]




File Name: FBD
Page: 4/20
Last Update: 07/10/2019
Page: 1/20
Version: 07/10/2019
Page: 7/20
Page: 10/20
Page: 11/20
Page: 12/20
Page: 13/20
Page: 14/20
Page: 15/20
Page: 16/20
Page: 17/20
Page: 18/20
Page: 19/20
Page: 20/20


MEMORY: GPU FB Partition A




MEMORY: GPU FB Partition D





MEMORY: GPU FB Partition B





MEMORY: GPU FB Partition C






40 OHm_NET
FBB Partition 31..0
MF=1 Mirror

40 OHm_NET
FBB Partition 64..32
MF=0 Normal



+12VS_FAN [For FAN]



<Variant Name>



Title : PW_+12VS_FAN






Size	Dept.:	Engineer:
B	NB Power team	Hon
Date: Tuesday, April 16, 2019	Sheet	96 of 103

OUTPUT +5VSUS

AC_BAT_SYS
PJP8700 @ 3MM SHORT PIN
1 2 3
P_5VSUS_VN_S
PCB8701 10UF/25V
MLCC 10UF/25V (0805) KSR 10%

I_{max}= 12A
OCP=20A
+5VSUS

PSP8701
H4.5mm V-Chip
220UF/8.3V
nba_d063_h09_000a
PC8701
22UF/8.3V
nba_d063_h09_000a
PL8701
TUB
10kΩ/4.4m
P_5VSUS_SN_E_S
PC8702
22m
nba_d063_h24_000a
N/A
P_5VSUS_LQ_30
PC8705
600m
nba_d063_h04_000a
P_5VSUS_HQ_30
P_5VSUS_FB_10
PRFB8701
10KΩm
150PF/50V
P_5VSUS_VSNS_10
PRFB8702
6.49KΩm
P_5VSUS_FB_10



請 check 整份線路 +12VSUS total 並對地電阻不得小於10KΩm

OUTPUT +3VA_DSW

AC_BAT_SYS
PJP8703 @ 3MM SHORT PIN
1 2 3
P_3VADSW_VN_S
PCB8703 10UF/25V
MLCC 10UF/25V (0805) KSR 10%

I_{max}= 10A
OCP= 15A
+3VA_DSW

