


# Asus 15" BKLA Block Diagram

## Asus 17" BKNA Block Diagram

01

STACKUP


TOP  
GND  
IN1  
IN2  
VCC  
IN3  
GND  
BOT



Model	REV	CHANGE LIST
BKLA BKNA	ER	<p>ER-01: Add KD10, KD11, KD12 for power off Sequence</p> <p>ER-02: IL6 Change C20AG1210102 to C588E21109</p> <p>ER-03: Page 50/4/ EDEL, KQ7 and KR9/KR108, KR106, ADD U24 for support keyboard backlight on S3.</p> <p>ER-04: Page 50/3/31 Change K06, K013 pin define for slow RGB keyboard backlight issue</p> <p>ER-05: Page 11= 3/31 Change R129 from 47K to short pad and R130 from 10M to no mount</p> <p>ER-06: Page 10= 4/31 Change R937 and R939 from 10K to no-mount, B205 internal PU ok</p> <p>ER-07: Page 14= 3/31 Change R935 and R936 from 10K to no-mount, B205 internal PU ok</p> <p>ER-08: Page 16= 3/31 Add QP1 E20 and SPC1 D1 for AMP PWR</p> <p>ER-09: Page 36= 3/31 3/31 Change KR72 from 200K to 100K for ER stage</p> <p>ER-10: Page 33= 4/5 Change ZM61 from 1.9K to 4.99K for VD15 and VD17 EA pass</p> <p>ER-11: Page 53= 4/5 Change C1016, C1039 from mount 68P to no-mount for EA pass</p> <p>ER-12: Page 50/4/5 Del net name LEDO_R1_LED, G1_R_LED, B1 and KR101, KR102, KR103</p> <p>ER-13: Page 50/4/5 Change net name KBLED81, KBLED, R1, KBLED_G1</p> <p>ER-14: Page 11= 4/5 DEL ACZ, RSTVAUDIO net name and ADD TP185 on R90 side, R90 change to no-mount</p> <p>ER-15: Page 50= 4/5 Change ALU pin 13 define to EAPD1 2 Change ACZ, RSTVAUDIO to TAS5766_XSM7F</p> <p>ER-16: Page 50= 4/6 Add KPC20 D90 no-mount and KR130 D90 on KCU101</p> <p>ER-17: Page 17= 4/6 H26 to GND</p> <p>ER-18: Page 10= 4/7 Change +5VPU to S1225, L205 from battery LED source.</p> <p>ER-19: Page 10= 4/7 ADD Dohm v2 to GND for ESD verify.</p> <p>ER-20: Page 22= 4/11 VQ6 change from 2N7002 to PIA138K.</p> <p>ER-21: Page 22= 4/11 VQ6 change from 2N7002 to Dual PIA138K.</p> <p>ER-22: Page 23= 4/11 Add VR165, VR166, VQ13 for VRSM Power IC VTH.</p> <p>ER-23: Page 23= 4/11 Reserved VR167 and no mount for sequence.</p> <p>ER-24: Page 36= 4/11 Reserved I/OE_AON_ON INOUT on IC.</p> <p>ER-25: Page 48= 4/11 Reserved PR542 and no mount for GPU sequence.</p> <p>ER-26: Page 48= 4/11 Add PC409 0.047uF for GPU sequence.</p> <p>ER-27: Page 45= 4/11 SHPSW2 Re-define PIN for ESD</p> <p>ER-28: Page 46= 4/11 PR28B, PR284 change from 100ohm to 10ohm by FAE suggestion.</p> <p>ER-29: Page 30= 4/11 mount S11, S16, S17, S14 for EMI request</p> <p>ER-31: Page 30= 4/11 mount C1039-1037 for EMI request</p> <p>ER-32: Page 34= 4/11 Change TR6 10K to no-mount</p> <p>ER-33: Page 34= 4/11 Change power source to +3V_55</p>
	PR	<p>PR-01: COU29 Enable pin change to SUS_ON from +5V_55</p> <p>PR-02: Add F49 12V</p> <p>PR-03: Co-lay T1 Smart Amp &amp; RTK CODEC internal Amp</p>
	MP	<p>MP-01: Change net SIO_EXT_SMB# connection to GPP_C22</p> <p>MP-02: Add KR134, KR135, KR137, KR138 15ohm, Add KCR3 for noise issue</p> <p>MP-03: Add KR131 and KR162 for SHDN debug</p> <p>MP-04: Change KR72 from 200K to no-mount 50 MP</p> <p>MP-05: Add EMI GND PAD, SPAD05, SPAD06, SPAD07, SPAD08</p> <p>MP-06: Add LED_PWM#KB net for separate LED for KB, LED board</p> <p>MP-07: Add NET for Card reader power</p> <p>MP-08: Add VC479 0.22uF to reduce noise</p> <p>MP-09: Change AC55, AC59, AC71, AC74 1000P to 2200P</p> <p>MP-10: Change AC4, AC5, AC6, AC7 1000P to mount</p> <p>MP-11: Change R946, R947, R948, R949 R950 to 390ohm from 200ohm</p> <p>MP-12: Change PD10 to R8500-40 from 15S355 for GC6 timing</p> <p>MP-13: change PC 295 to 220p from 200p for GC6 timing</p> <p>MP-14: change PC274 to 1k from 20k for GC6 timing</p> <p>MP-15: change VR166 to 10k from 47k for GC6 timing</p> <p>MP-16: Add GND for PCIe, SSD, crucial</p>
		<p>DOC NO:</p> <p>PART NUMBER:</p>
		<p>PROJECT MODEL: BKLA/BKNA</p> <p>APPROVED BY:</p> <p>DRAWING BY:</p>
		<p>DATE: 2017/03/31</p> <p>REVISION: 1A</p>


### KABY LAKE Processor (CLK,MISC,JTAG)

Host CLK:  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedance = 85 ohm



#### CPU CORE SVID


- Layout note:  
1. Need routing together  
2. ALERT need between CLK and DATA.




Configuration Signals:	The CFG signals have a default value of '1' if not terminated on the board.
CFG00	Still need sequence after PCU PL. Note that some of the Intel reference design board might connect CFG00 to GND until de-asserted.
CFG01	PCI Express Static Lane Reversal *1 = Normal operation *0 = Lane numbers reversed
CFG06	eOP enable *0 = Enabled *1 = Disabled
CFG08-9	PCI Express Bifurcation *00 = 1 x 8 & 2 x 4 PCI Express *01 = reserved *10 = 2 x 4 PCI Express *11 = 4 x 4 PCI Express
CFG07	REG debar training *1 = *REG debar training RESERVE de-asserted *0 = REG wait for BIOS for training


#### CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A




# KABY LAKE Processor (DMI,PEG,FDI)





**Quanta Computer Inc.**  
 PROJECT: BKLA & BKNA  
 KBL 2/7 (DMI/EDP/PEG)  
 Rev. Thursday, July 27, 2017

# KABY LAKE Processor (DDR4)







KABY LAKE Processor (POWER)  
 Follow KBL H EDS page 133 to 45W(GT2): +VCCGT=55A




Follow KBL H EDS page 135 to 45W(GT2): VCCSA=11.1A

Follow KBL H EDS page 135 45W: VDDQ=2.8A

Follow KBL H EDS P136 to 45W: VCCIO  
+VCCIO = 0.95V




Follow KBL H EDS page 131 to 45(W572): VCC\_CORE-6BA




Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
 Trace Impedance 50 ohm




KBL-HProcessor (GND)



KBL-H Processor (RESERVED, CFG)




ER-06



3/31 Change R937 and R939 form 10K to no-mount, BIOS internal PU ok

If OTG is not implemented on the platform, then USB2\_ID and USB2\_VBUSSENSE should both be connected to ground.




USB 2.0 PORT	
PORT1	USB2 MB
PORT2	USB2 MB
PORT3	USB2 MB
PORT4	USB2 MB
PORT5	NC
PORT6	WLAN
PORT7	CAMERA
PORT8	ANTI Ghost
PORT9,13	USB2.0 For Type C
PORT10-14	NC


USB 3.0 PORT	
PORT1	USB3 MB
PORT2	USB3 MB
PORT3	NC
PORT4	USB3 MB
PORT5	NC
PORT6	NC

4/5-DEL ACZ\_RST#AUDIO net name and ADD TP183 on R90 side,R90 change to no-mount

ER-14



RTC Circuitry(RTC) Power trace width 20mils.




ER-05

3/31 Change R129 from 47K to short pad and R130 from 10M to no mount

HSIO MUX PORT	
PCIE1-2	USB3.0
PCIE3	NC
PCIE4	NC
PCIE5	LAN
PCIE6	T_CARD
PCIE7	WLAN
PCIE8	NC
PCIE9	NC
PCIE10	SSD PCIe x4 LANE
PCIE11	NC
PCIE12	NC
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC

SSD PCIe x4 LANE

SSD PCIe x4 LANE




SSD PCIe x4 (SATA0A) LANE

SSD PCIe x4 LANE



HDD1 (SATA2 6Gb/s)


The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.



Crystal Components with Surrounding 10 mil Wide GND Shield Trace Break Out-4.10 mil Wide GND Shield Trace

RTC Clock 32.768KHz






Place to BOT


PCH\_PWR0K  
 PCH\_PWR0K\_B  
 PCH\_PWR0K\_C  
 PCH\_PWR0K\_D  
 PCH\_PWR0K\_E  
 PCH\_PWR0K\_F  
 PCH\_PWR0K\_G  
 PCH\_PWR0K\_H  
 PCH\_PWR0K\_I  
 PCH\_PWR0K\_J  
 PCH\_PWR0K\_K  
 PCH\_PWR0K\_L  
 PCH\_PWR0K\_M  
 PCH\_PWR0K\_N  
 PCH\_PWR0K\_O  
 PCH\_PWR0K\_P  
 PCH\_PWR0K\_Q  
 PCH\_PWR0K\_R  
 PCH\_PWR0K\_S  
 PCH\_PWR0K\_T  
 PCH\_PWR0K\_U  
 PCH\_PWR0K\_V  
 PCH\_PWR0K\_W  
 PCH\_PWR0K\_X  
 PCH\_PWR0K\_Y  
 PCH\_PWR0K\_Z

PCH SPI ROM(CLG)



Skylake-H Strapping Table

Pin Name	Strap description	Sampled	Configuration	xxx PCH STRAPS SETTING STATUS
GPP_B14 (SPWR)	Top Swap Override	PCH_PWR0K	0 = Enable Top Swap (SPD 20K) Default 1 = Enable Top Swap Mode	
GPP_B18 (ISPD_MOSI)	No reboot	PCH_PWR0K	0 = Enable No Reboot (SPD 20K) Default 1 = Enable No Reboot Mode	
GPP_C2 (SMBALERT)	TLS Confidentiality	RSMRST#	0 = Enable Intel ME Cpp to TLS (SPD 20K) Default 1 = Enable Intel ME Cpp to TLS P/N to support MEPT fix	
GPP_B22 (ISPD_MOSI)	Root BIOS Strap Bit BBS	PCH_PWR0K	0 = 51R (SPD 20K) Default 1 = LPC	
GPP_C5 (SMBALERT#)	vSPI or LPC	RSMRST#	0 = 51R is selected for EC (SPD 20K) Default 1 = vSPI selected for EC	
SPD_MOSI	Reserved	RSMRST#	(PU 15 - 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPD_MISO	Reserved	RSMRST#	(PU 15 - 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
GPP_B23 (SMBALERT# / PCHMOT#)	Reserved	RSMRST#	(PD 20K) This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPD_I02	Reserved	RSMRST#	(PU 15 - 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPD_I03	Reserved	RSMRST#	(PU 15 - 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
HDA_SDO	Flash Descriptor Security Override / SPI ME Debug Mode	PCH_PWR0K	0 = Enable security in the Flash Description (SPD 20K) Default 1 = Disable Flash Descriptor Security (Override)	
GPP_B6 (DDPC_CTRLDATA)	Display Port B Detected	PCH_PWR0K	0 = Port B is not detected (SPD 20K) (Default) 1 = Port B is detected	
GPP_B8 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWR0K	0 = Port C is not detected (SPD 20K) (Default) 1 = Port C is detected	
GPP_I20 (DDPC_CTRLDATA)	Display Port D Detected	PCH_PWR0K	0 = Port D is not detected (SPD 20K) Default 1 = Port D is detected	
GPP_H12 (SMBALERT#)	Reserved	RSMRST#	(PD 20K) This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	




R need place to BOT

	Panel ID1	Panel ID2
FHD	1	1
4K2K	1	0
HD	0	1

This signal has a weak internal pull-down.  
0 = Port C and D is not detected.  
1 = Port C and D is detected.


HPD0 --> HDMI1.4  
HPD2 --> DP++
















FOR ASUS REPAIR USING


Place these Caps near So-Dimm.


Place these Caps near So-Dimm.  
1uF/10uF 4pcs on each side of connector








**Quanta Computer Inc.**  
 PROJECT : BKLA & BKNA  
 N17P-G1-MEMORY 1/7  
 1A



STRAP(2) VRAM Table for N17P-GD(G) DDR5 Recommended Memories


SP0A	SP0B	SP0C	Module	Module Size	Quantity/FUN	REMARK
SP0A	SP0B	SP0C	Samsung	16GB	3	Default
SP0A	SP0B	SP0C	SKHYNIX	16GB	3	
SP0A	SP0B	SP0C	SKHYNIX	32GB	3	
SP0A	SP0B	SP0C	SKHYNIX	64GB	3	
SP0A	SP0B	SP0C	SKHYNIX	128GB	3	



Table 5.3 BANKFS

STRAP1	STRAP2	STRAP3	BankFS
0	0	0	0 (Default)
1	0	0	1 (Default)
2	0	0	2 (Default)
3	0	0	3 (Default)
4	0	0	4 (Default)
5	0	0	5 (Default)
6	0	0	6 (Default)
7	0	0	7 (Default)
8	0	0	8 (Default)
9	0	0	9 (Default)
10	0	0	10 (Default)

R need place to BOT




Gfx SMBus Isolation (for EC)

ER-21 Change R1M



ER-20



Overt shutdown

Table 14.2 GPU Descriptions for GDC-128 Packages


GPU Name	GPU Brand	GPU Functional Description	GPU Temperature
SP0A	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0B	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0C	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0D	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0E	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0F	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0G	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0H	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0I	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0J	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0K	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0L	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0M	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0N	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0O	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0P	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Q	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0R	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0S	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0T	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0U	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0V	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0W	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0X	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Y	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Z	Intel Arc	Power Solution to control thermal	0 to 110 Fmax


Table 14.3 GPU Descriptions for GDC-128 Packages (Continued)

GPU Name	GPU Brand	GPU Functional Description	GPU Temperature
SP0A	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0B	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0C	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0D	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0E	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0F	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0G	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0H	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0I	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0J	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0K	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0L	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0M	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0N	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0O	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0P	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Q	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0R	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0S	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0T	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0U	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0V	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0W	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0X	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Y	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Z	Intel Arc	Power Solution to control thermal	0 to 110 Fmax

Table 14.4 GPU Descriptions for GDC-128 Packages (Continued)


GPU Name	GPU Brand	GPU Functional Description	GPU Temperature
SP0A	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0B	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0C	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0D	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0E	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0F	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0G	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0H	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0I	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0J	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0K	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0L	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0M	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0N	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0O	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0P	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Q	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0R	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0S	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0T	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0U	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0V	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0W	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0X	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Y	Intel Arc	Power Solution to control thermal	0 to 110 Fmax
SP0Z	Intel Arc	Power Solution to control thermal	0 to 110 Fmax






Near GPU

Under GPU



**Quanta Computer Inc.**  
 PROJECT : BKL & BKNA  
 N17P-G1-POWER 5/7  
 Date: Thursday, 8/27/2014 10:58:07 AM Page 24 of 34




## CHANNEL A: 2G/4G GDDRS



## CHANNEL B: 2G/4G GDDR5












## USB 3.0 PORT2




## USB 2.0 PORT3




## USB 3.0 PORT4




## USB 3.0 PORT1






## SATA HDD Connector(Cable type)



SSD





4.7: Change P/N from DFH575FR300 TO DFH575FR435

WLAN/BT



NGFF Wifi/BT (Type E)

DRE(12-0004-01) RDC STD  
DFH575FR026

+3.3V\_NGFF\_WLAN  
Max Current: 1000mA









4/7: Change pin5 to +VBUS\_OUT\_CNN for 2nd source

PR-01




Current limit 3.5A




Min=2.024A Max: 2.398A

# Thermal

Near CPU





Near GPU




# Touch Pad Connector AA type


34




For ESD Reserved.










## VCORE










## GFX\_CORE






Change P6443 from short pad to 0ohm for SHDN# debug







1.2VSUS & VTT\_MEM




NAME	SI	SK	255050K	211002	VTT
S0	1	1	CHI	CHI	CHI
S1	0	1	CHI	CHI	CHI255050K.2
S2/S3	0	0	CHI	CHI	CHI




### +1.0V\_S5




### +1.5V



## +VCCIO (Fix VCCIO=0.95V)






## AC IN


AC ADAPTOR BY COMBI




## BAT IN



+NVVDD






N17P-G0 (TDP=40W)  
 Max=16A, TDC=12A  
 N17P-G1 (TDP=50W)  
 Max=18A, TDC=13A

GPU\_PS Status:

PSI Voltage	Operating Phase Number
+0.4V	1 phase with DEM
0.7V~0.88V	1 phase with CCM
1.08V~1.33V	2 phase with DEM
1.6V~5.5V	2 phase with CCM

O.C setting with 10uA source  
 OCP 22.7~30.5A



### FBVDDQ - 1.5V\_GPU




FBVDDQ Voltage Setting: 1.55V / 1.35V


FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12K	3.57K	1.55V
0	12K	3.57K	1.35V

FBVDDQ Voltage Setting: 1.50V / 1.35V


FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12.4K	2.94K	1.50V
0	12.4K	2.94K	1.35V




### +1.0V\_GPU




### +1.8V\_GPU\_AON




ER-25



### Load Switch for GPU




### Discharge






+12V for FAN




# ANTI Ghost with LED driver




# KEYBOARD Con.




50




# RGB KB LED Driver



Quanta Computer Inc.  
PROJECT : BKLA & BKNA  
EC(I8296)




## PR-02



## FAN1 for GPU


52




Close to EC Side

4-Pin FAN Connector  
Black :DFHD04MR389  
White :DFHD04MR432


## PR-02



## FAN2 for CPU



4-Pin FAN Connector  
Black :DFHD04MR389  
White :DFHD04MR432



**SET For PS8407A only**  
 TMDS output using adjustment: Internal pull-down at -150kΩ, 3.3V I/O.  
 L: default  
 H: increase +1.2%  
 M: reduce -1.2%

**EMI Solution**



ER-11



4/5 Change C1038, C1039 from mount 68pF to no-mount for EA pass


**DDCBUF**  
 Enable active DDC buffer; Internal pull-down 150kOhm → 20%, 3.3V I/O.  
 D: Positive DDC pass through (Default)  
 I: Active DDC buffer with default threshold  
 M: Active DDC buffer without internal pull-up resistor




**PRE**  
 Output pre-emphasis setting; Internal pull-down at -150kΩ, 3.3V I/O.  
 L: no pre-emphasis  
 H: 3.6dB pre-emphasis  
 M: 2.5dB pre-emphasis

**CFG**  
 Configuration pin, 3.3V I/O, internal pull-down at -150kΩ, 3.3V I/O.  
 L: HDMI ID disable  
 H: HDMI ID enable


**EQ For PS8407A**  
 Receiver equalization setting; Internal pull-down at -150kΩ, 3.3V I/O.  
 L: programmable EQ for channel loss up to 12.4dB @ 500ps  
 H: programmable EQ for channel loss up to 6.5dB  
 M: programmable EQ for channel loss up to 8.6dB

**EQ For PS8201A**  
 Receiver equalization setting; Internal pull-down at -150kΩ, 3.3V I/O.  
 L: programmable EQ for channel loss up to 6.5dB @ 500ps  
 H: programmable EQ for channel loss up to 12.4dB @ 500ps  
 M: programmable EQ for channel loss up to 8.6dB @ 500ps





PS8330 strap pin



PEQ  
 Programmable input equalization levels; Internal pull down at ~150kΩ, 3.3V I/O.  
 L: default, LEQ, compensate channel loss up to 1.2dB @ HBR2  
 H: VEQ, compensate channel loss up to 1.5dB @ HBR2  
 M: LEQ, compensate channel loss up to 5dB @ HBR2

CFG0\_DP  
 Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150kΩ, 3.3V I/O.  
 L: default, automatic EQ enable & AUX interception enable  
 H: automatic EQ disable & AUX interception enable  
 M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing

CFG1\_DP  
 Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150k  
 H: default, auto test disable & input offset cancellation enable  
 L: auto test enable & input offset cancellation enable  
 M: auto test disable & input offset cancellation disable

Table 2-1: Source Side Mini DisplayPort Connector Pin Assignment

Top Row		Bottom Row	
Pin Number	Signal Type	Pin Number	Signal Type
1	GND	2	In
2	Out	3	CONF0 (see note 1)
3	Out	4	CONF1 (see note 1)
4	Out	5	CONF2 (see note 1)
5	GND	6	GND
6	Out	7	Out
7	Out	8	Out
8	GND	9	Out
9	GND	10	Out
10	GND	11	Out
11	GND	12	Out
12	GND	13	GND
13	GND	14	GND
14	Out	15	Out
15	Out	16	Out
16	Out	17	Out
17	GND	18	Out
18	GND	19	Out



